Multiplier in Digital Signal Processing (DSP) and Elliptic Curve Cryptography (ECC) are crucial. Thus modern DSP and ECC systems require to develop low power multiplier circuits to reduce the power dissipation and at the same time to increase the speed. One of the efficient ways to reduce power dissipation is by the use of Modified Gate Diffusion Input (MGDI) which at the same time reduces the circuit parameters like transistor count, implementation cost, space required and propagation delay. This paper proposes a new design technique for two-bit binary multiplier and hence multi-bit binary multiplier using the proposed two-bit multiplier circuit. This paper also implements the proposed two-bit multiplier using DSCH 3.5. The proposed technique claims lower power consumption, lower cost, lower space required and also lesser number of transistor than other conventional techniques like CMOS, PTL, CPL etc. A comparative study of the proposed technique has been dealt here clearly which shows the novelty of the proposed technique.

CPL, DSCH 3.5, Karnaugh’ map, Multiplier, PTL, Shannon’s Expansion Theorem

[1] C.S. Wallace, “Asuggestion for a fast multiplier,” IEEE Trans. Elec. Comput, vol. EC – 13, no. 1, pp. 14 – 17, Feb. 1964.
[2] Jagadguru Swami Sri Bharath, Krsna Tirathji, “Vedic Mathematics or Sixteen Simple Sutras From The Vedas,” Motilal Banarsidas, Varanasi (India), pp(s). 23 – 33, 1986.
[3] C. Liu, J. Han, and F. Lombardi, “A Low – power, high – performance approximate multiplier with configurable partial error recovery,” in Proc. Int. Conf. Design Automation, Test in Europe (DATE), Mar. 2014, Art. No. 95.
[4] P. Kulkarni, P. Gupta, and M. D. Ercegovac, ``Trading accuracy for power in a multiplier architecture,`` J. Low Power Electron., vol. 7, no. 4, pp. 490-501, Dec. 2011.
[5] S. Balamurugan and P. S. Mallick, ``Fixed-width multiplier circuits using column bypassing and decompositon logic techniques,`` Int. J. Elect. Eng. Inform., vol. 7, no. 4, pp. 655 – 664, Dec. 2015.
[6] R. Marimuthu, Y. Elsie Rezinold and P.S. Mallick, “Design and Analysis of Multiplier using Approximate 15-4 Compressor”, IEEE Access, vol. 5, pp(s). 1027 – 1036, 2017.
[7] K. Y. Kyaw,W. L. Goh, and K. S. Yeo, ``Low-power high-speed multiplier for error-tolerant application,`` in Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits (EDSSC), Dec. 2010, pp. 1-4.
[8] G. Ganesh Kumar and V. Charishma, “Design of High Speed Vedic Multiplier using Vedic Mathematics Techniques”, International Journal of Scientific and Research Publications, Volume 2, Issue 3, pp(s). 1-5, March 2012.
[9] H. Thapliyal and M.B. Srinivas, “High Speed Efficient N x N Bit Parallel Hierarchical Overlay Multiplier Architecture Based on Ancient Indian Vedic Mathematics”, Transactions on Engineering, Computing and Technology, vol. 2, pp(s). 225 – 228,2004.
[10] Neha Goyal, Khushboo Gupta and Renu Singla, “Study of Combinational and Booth Multiplier”, International Journal of Scientific and Research Publications, Volume 4, Issue 5, pp(s). 1-4, May 2014.
[11] B.S. Premananda, Samarth S. Pai, B. Shashank and Shashank S. Bhat, “Design and Implementation of 8-bit Vedic Multiplier”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, vol 2, issue 12, pp(s). 5877 – 5882, December, 2013.
[12] S. Maitra, “Design and Simulation of 4-bit Parallel Adder using Minimum Number of Transistor”, International Journal of Modern Communication Engineering, vol. no. – 7, issue no. – 3, pp(s). 13 – 18, May, 2019.
[13] R. Uma and P. Dhavachelvam, “Modified Gate Diffusion Input Technique: A New Technique for Enhancing Performance in Full Adder Circuits,” Proceedings of 2nd International Conference on Communication, Computing and Security (ICCS2012), pp(s). 74 – 81.