An alternative approach to realize all optical frequency encoded integrated AND-OR logic gate with control input using optical switches and its simulative verification.

B. Ghosh¹, N. Halder², D. Roy³, S. Hazra⁴, S. Mukherjee⁵, PP. Sarkar^{6*}

 ^{1, 2, 3, 4, 6}Department of Electronics and Communication Engineering, University Institute of Technology, University of Burdwan, Burdwan, West Bengal, India
⁵Department of AEIE, Murshidabad College of Engineering & Technology, Murshidabad, West Bengal, India

*Corresponding Author: pratim34@gmail.com

Available online at: www.ijcseonline.org

Abstract— Optics has been recognizing as a good probable signal for realization of logic circuits, digital optical systems for optical communication and computation using optical switching devices for the utilization of super fast speed. Some optical logic gates can operate on the basis of frequency conversion process of some nonlinear materials. Semiconductor optical amplifier is recognized as a very promising and reliable optical device for implementing various all optical logical operations. Recently, more and more advanced technology should be needed to design compact and integrated version of devices. Here the authors have proposed an alternative approach to realize frequency encoded all optical integrated AND - OR logic gate with control input by which a single circuit operates on different logics using reflected semiconductor optical amplifier and add/drop multiplexer type optical switches. Again, this scheme of all optical frequency encoded integrated logic gate using optical switches with controlling input is successfully verified by proper simulation technique.

Keywords—Semiconductor Optical Amplifier, Reflected Semiconductor Optical Amplifier, Add/Drop Multiplexer, Pump Beam, Probe Beam

I. INTRODUCTION

Photon can be used as more suitable information carrier than electron in super-fast information processing, due to its very high speed of operation. For realization of all optical different logical and arithmetical digital devices [1] need different encoding techniques like, frequency [2], intensity, phase, spatial and polarization encodings [3]. Frequency encoding principle is the most reliable technique because frequency of light beam remains unchanged under reflection, refraction, absorption etc. At the time of frequency encoding, two different frequencies of light beams represent two different states of information. Here, presence of light beam of v_1 frequency is treated as digital logic state '0' and light beam of v_2 frequency is considered as digital logic state '1'. Now, optical switches like add/drop multiplexer (ADM) [4-7] and reflected semiconductor optical amplifier (RSOA) [8-11] are used to design all optical circuits. Add/drop multiplexer (ADM) is a frequency selecting optical switching device. If ADM is biased by a light beam of particular frequency then the particular frequency of light beam is reflected by ADM if it is coming from input and passes all other frequency of light beam. Opposite incident happens if the biasing is changed. Now, reflected semiconductor optical amplifier (RSOA) is another optical switching device, where a weak probe beam with a frequency and a strong pump beam with another frequency are inserted to the input terminals of RSOA. Then this switch will give light beam of frequency of probe beam with

power of the pump beam. Therefore RSOA and ADM could be recognized as very useful optical switches for implementing many all optical logical operations.

Here, the authors have proposed a different approach to realize frequency encoded integrated AND-OR logic gate with a control input for selecting particular logic operation with the help of RSOA and ADM. This scheme is successfully implemented on integrated AND-OR logic operations with a single circuit just altering the control input. Also the truth tables have been verified with the simulation result.

The paper is organized as follows, Section I contains the introduction, Section II contains the Scheme of realization of the integrated logic gate, Section III contains the Simulation process of the scheme of integrated logic gate, Section IV contains Results and Discussion and section V mentions conclusions.

II. SCHEME OF REALIZATION OF THE INTEGRATED LOGIC GATE

Here, Two input terminals 'A' and 'B', control input terminal 'C' and one controlled output terminal 'Y' are used to implement the controlling logic unit, which is shown in Figure 1. Now, this scheme of unit provides output as AND as well as OR logic depending upon the control input states of light beam of v_1 (or digital state '0') and v_2 (or digital state '1') frequencies.

Vol.7(1), Jan 2019, E-ISSN: 2347-2693

A. Scheme acts as AND logic gate

Here, light beam of v_1 frequency (or digital state '0') is applied to the control input terminal 'C' for realizing this scheme acts as AND logic gate.

1) At first, light beam of v_1 frequency (or digital state '0') is given to both the input terminals of 'A' and 'B'. So, light beam of v_1 frequency, coming from terminal 'A' is passed by ADM₁ because ADM₁ is biased by v_2 frequency and this light beam of v_1 frequency goes as probe beam of RSOA₂ and one part of this beam is coming as probe beam of RSOA₅. Again, light beam of v_1 frequency, coming from terminal 'B' is passed by ADM₂ as it is biased by v_2 frequency and one part of this beam goes as probe beam of RSOA₆ but other part acts as pump beam of RSOA₁, which has constant probe beam of v_2 frequency. Therefore, RSOA₁ provides light beam of v_2 frequency, which will act as pump beam of RSOA₂. So, RSOA₂ will give light beam of v_1 frequency (or digital state '0') to the controlled output terminal 'Y' because light beam of v_1 frequency is present as probe beam of RSOA₂. But RSOA₅ does not work as there is no pump beam coming from circulator C_2 . Similarly, RSOA₃ (with constant probe beam of v_1 frequency) does not work as there is no pump beam coming from circulator 'C2'. Since RSOA3 does not work then RSOA4 does not work. Again RSOA6 does not have any pump beam coming from circulator 'C1'. So RSOA₆ does not work. Though light beam of v_1 frequency coming from control input terminal 'C', acts as a biasing of ADM₃, ADM₃ does not provide any light beam because RSOA₅ and RSOA₆ do not work. As there is no pump beam of RSOA₇ (with constant probe beam of v_2 frequency) coming from ADM₃, RSOA₇ does not work. Actually, some particular RSOA or ADM blocks do not work for respective input combinations. So, only RSOA₂ will give light beam of v_1 frequency (or digital state '0') to the controlled output terminal 'Y'. It is theoretically satisfied by the first input combination of truth table of AND logic gate, which is given in the Table 1.



Figure 1. Block diagram of the scheme of integrated logic gate

2) Now, light beam of v_1 (or digital state '0') and v_2 (or digital state '1') frequencies are given to the input channels of 'A' and 'B' respectively. By the similar way, light beam

of v_1 frequency, coming from terminal 'A' is passed by ADM₁ and goes as probe beam of RSOA₂ and other part of this beam is coming as probe beam of RSOA₅. But, light

beam of v_2 frequency, coming from terminal 'B' is reflected by ADM₂ (biased by v_2 frequency) and one part of this reflected beam goes as pump beam of RSOA₃, which has constant probe beam of v_1 frequency. So, RSOA₃ gives light beam of v_1 frequency, which will act as pump beam of RSOA₄. Now, other part of the reflected beam of ADM₂ comes as pump beam of RSOA₅. Thus, RSOA₅ provides light beam of v_1 frequency because light beam of v_1 frequency is present as probe beam of RSOA₅. Now, this beam is entering to the ADM₃ which is biased by v_1 frequency, coming from control input terminal 'C'. So, light beam of v_1 frequency (or digital state '0') is reflected by ADM₃ and goes to the controlled output terminal 'Y'. Other RSOAs and ADMs do not work for absence of sufficient light beams.

3) Here, light beam of v_2 (or digital state '1') and v_1 (or digital state '0') frequencies are inserted to the input channels of 'A' and 'B' respectively. Therefore, light beam of v_2 frequency, coming from terminal 'A' is reflected by ADM₁ (biased by v_2 frequency) and this beam goes as probe beam of RSOA₄ and other part of the reflected beam comes as pump beam of RSOA₆. Now, light beam of v_1 frequency, coming from terminal 'B' is passed by ADM₂ (biased by v_2 frequency) and one part of this beam goes as pump beam of RSOA₁, which has constant probe beam of v_2 frequency. Thus, RSOA₁ provides light beam of v_1 frequency as pump beam of RSOA₂. But, other part of the beam, coming from ADM₂, goes as probe beam of RSOA₆. Since light beam of v_2 frequency is present as pump beam, RSOA₆ gives light beam of v_1 frequency to the ADM₃ (biased by v_1 frequency, coming from control input terminal 'C'). As a result, light beam of v_1 frequency (or digital state '0') is reflected by ADM₃ and goes to the controlled output terminal 'Y'. Other RSOAs and ADMs do not work for lack of proper light beams.

4) Lastly, light beam of v_2 frequency (or digital state '1') is given to both the input channels of 'A' and 'B' simultaneously. So, light beam of v_2 frequency, coming from terminal 'A' is reflected by ADM₁ which is biased by v_2 frequency and one part of this beam goes as probe beam of RSOA4 and other part of the reflected beam comes as pump beam of RSOA₆. Again, light beam of v_2 frequency, coming from terminal 'B' is reflected by ADM₂ and one part of the reflected beam comes as pump beam of RSOA₅. Whereas other part of this reflected beam goes as pump beam of RSOA₃, which has constant probe beam of v_1 frequency. So, RSOA₃ provides light beam of v_1 frequency, which will proceed as pump beam of RSOA₄. As a result, RSOA₄ provides light beam of v_2 frequency (or digital state '1') to the controlled output terminal 'Y' because light beam of v_2 frequency is present as probe beam of RSOA₄. Other RSOAs and ADMs do not work due to absence of sufficient light beams though light beam of v_1 frequency coming from control input terminal 'C', acts as a biasing of ADM₃.

Table 1. Truth table of the scheme acts as AND logic gate	
---	--

First input (or Digital form) at channel 'A'	Second input (or Digital	Control input (or Digital	Controlled output
	form) at channel 'B'	form) at terminal 'C'	terminal 'Y'

$\upsilon_1(0)$	$\upsilon_1(0)$	υ ₁ (0)	v ₁ (0)
$\upsilon_1(0)$	$v_2(1)$		$v_1(0)$
v ₂ (1)	v ₁ (0)		$v_1(0)$
$v_2(1)$	$v_2(1)$		$v_2(1)$

By this way, after observing the logic output from the controlled output terminal 'Y' for these four input combinations, we can say that, the logic output fully satisfies the truth table of AND logic gate, for control input terminal 'C' as constant light beam of v_1 frequency (or digital state '0'). This is shown in Table 1.

B. Scheme acts as OR logic gate

For this case, light beam of v_2 frequency (or digital state '1') is inserted to the control input terminal 'C' for realizing this scheme works as OR logic gate.

1) Here, at first, light beam of v_1 frequency (or digital state '0') is given to both the input channels of 'A' and 'B' simultaneously. Thus, light beam of v_1 frequency, coming from terminal 'A' is passed by ADM_1 (biased by v_2) frequency) and goes as probe beam of RSOA₂ and another part of this beam is coming as probe beam of RSOA₅. Similarly, light beam of v_1 frequency, coming from terminal 'B' is passed by ADM₂ (biased by v_2 frequency) and one part of this beam goes as probe beam of RSOA₆. But other part acts as pump beam of RSOA₁, which has constant probe beam of v_2 frequency. Therefore, RSOA₁ provides light beam of v_2 frequency, which will act as pump beam of RSOA₂. So, RSOA₂ will give light beam of v_1 frequency. RSOA₅ does not work due to absent of pump beam coming from circulator 'C2'. And RSOA6 is stop for the absence of pump beam coming from circulator ' C_1 '. So, there is no light beam for the input of ADM₃ even if light beam of v_2 frequency coming from control input terminal 'C', which acts as a biasing of ADM₃. Therefore, ADM₃ does not provide any light beam for the pump beam of RSOA7 (with constant light beam of v_2 frequency). So, RSOA₇ does not work. Again, RSOA₃ (with constant probe beam of v_1 frequency) does not work as there is no pump beam coming from circulator 'C2'. Since RSOA3 does not work then RSOA₄ does not work. Therefore, light beam of v_1 frequency (or digital state '0') from RSOA2 goes to the controlled output terminal 'Y'. It is satisfied by the first input combination of truth table of OR logic gate, which is given in the Table 2.

2) Now, light beam of v_1 (or digital state '0') and v_2 (or digital state '1') frequencies are inserted to the input channels of 'A' and 'B' respectively. Then, v_1 frequency, coming from terminal 'A' is passed by ADM₁ and one part goes as probe beam of RSOA₂ and other part is coming as probe beam of RSOA₅. But, v_2 frequency, coming from terminal 'B' is reflected by ADM₂ which is biased by v_2 frequency and one part goes as pump beam of RSOA₃, which has constant probe beam of v_1 frequency. So, RSOA₃ gives light beam of v_1 frequency, which will act as pump beam of RSOA₄. Now, other part of the reflected beam of

ADM₂ comes as pump beam of RSOA₅. Thus, RSOA₅ provides v_1 frequency because v_1 frequency is present as probe beam of RSOA₅. Now, the beam, coming from RSOA₅, proceeds to the ADM₃ which is biased by v_2 frequency, coming from control input terminal 'C'. So, v_1 frequency is passed by ADM₃ and goes as pump beam of RSOA₇, which has constant probe beam of v_2 frequency. Therefore, RSOA₇ provides v_2 frequency (or digital state '1') to the controlled output terminal 'Y'. Other RSOAs and ADMs do not work for absence of sufficient light beams.

3) Next, light beam of v_2 (or digital state '1') and v_1 (or digital state '0') frequencies are inserted to the input channels of 'A' and 'B' respectively. Therefore, light beam of v_2 frequency, coming from terminal 'A' is reflected by ADM_1 which is biased by v_2 frequency and one part goes as probe beam of RSOA4 and other part comes as pump beam of RSOA₆. Now, v_1 frequency, coming from terminal 'B' is passed by ADM₂ which is biased by v_2 frequency and one part of this beam goes as pump beam of RSOA1, which has constant probe beam of v_2 frequency. Thus, RSOA₁ provides v_1 frequency as pump beam of RSOA₂. But, other part of the beam, coming from ADM₂, goes as probe beam of RSOA₆. Since there is a light beam of v_2 frequency is present as pump beam, RSOA₆ gives v_1 frequency to the ADM₃ (biased by v_2 frequency, coming from control input terminal 'C'). As a result, v_1 frequency (or digital state '0') is passed by ADM₃ and proceeds as pump beam of RSOA₇, which has constant probe beam of v_2 frequency. Therefore, RSOA₇ provides v_2 frequency (or digital state '1') to the controlled output terminal 'Y'. Remaining RSOAs and ADMs do not work for lack of proper light beams.

4) Finally, light beam of v_2 frequency (or digital state '1') is set to both the input channels of 'A' and 'B' simultaneously. Thus, v_2 frequency, coming from terminal 'A' is reflected by ADM₁ (biased by v_2 frequency) and one part of this beam goes as probe beam of RSOA₄ and other part of the reflected beam comes as pump beam of RSOA₆. Again, v_2 frequency, coming from terminal 'B' is reflected by ADM₂ and one part of the reflected beam comes as pump beam of RSOA₅. While another part of this reflected beam goes as pump beam of RSOA₃, which has constant probe beam of v_1 frequency. So, RSOA₃ provides v_1 frequency, which will proceed as pump beam of RSOA₄. As a result, RSOA₄ provides v_2 frequency (or digital state '1') to the controlled output terminal 'Y' because v_2 frequency is present as probe beam of RSOA₄. Other RSOAs and ADMs do not work for lack of sufficient light beams despite the fact that light beam of v_2 frequency coming from control input terminal 'C', acts as a biasing of ADM₃.

In this way, the logic output coming from the controlled output terminal 'Y' satisfies the truth table of OR logic gate after analysing four input combinations for control input terminal 'C' as constant light beam of v_2 frequency (or digital state '1') which is shown in Table 2.

Table 2. Truth table of the scheme acts as OR logic gate

First input (or Digital form) at channel 'A'	Second input (or Digital form) at channel 'B'	Control input (or Digital form) at terminal 'C'	Controlled output terminal 'Y'
$\upsilon_1(0)$	v ₁ (0)	υ ₂ (1)	$\upsilon_1(0)$
v ₁ (0)	v ₂ (1)		v ₂ (1)
v ₂ (1)	$\upsilon_1(0)$		v ₂ (1)
$v_2(1)$	v ₂ (1)		v ₂ (1)

III. SIMULATION PROCESS OF THE SCHEME OF INTEGRATED LOGIC GATE

MATLAB (R2008a) simulink tools have been used for simulation of all optical frequency encoded integrated two input AND-OR logic gate with a control input using optical switches (RSOA and ADM). "I/P 1", "I/P 2", "Control i/p" and " O/P" terminals are used for applying proper inputs and getting proper output. In simulation process, for providing the two frequency states, v_1 frequency (or, digital state '0') and v_2 frequency (or, digital state '1') are represented by '3' and '8' respectively. Maintaining the similarity of the block diagram (shown in Figure 1) simulative model of the integrated scheme when acts as AND logic gate is shown in Figure 2 keeping control input as v_1 frequency or '3'. Another simulative model of the integrated scheme when acts as OR logic gate is also shown in Figure 3 keeping control input as v_2 frequency or '8'.



Figure 2. Simulative model of the integrated scheme when acts as AND logic gate

At first, each of the RSOA blocks is properly programmed according to the RSOA mechanism. There are two inputs "pr" for probe beam and "pm" for pump beam and the output "y" in RSOA blocks. According to the theory of RSOA, if we represent pump beam as "3 peta Hz" = v_1 = digital logic state "0" and probe beam as "8 peta Hz" = v_2 = digital logic state "1" for understanding the simulation process, then we get "8 peta Hz" at the output terminal of RSOA blocks. The output changes if pump beam and probe beam are altered accordingly.



Figure 3. Simulative model of the integrated scheme when acts as OR logic gate

Also, ADM block has been simulated such a way that, it obeys the proper mechanism of ADM. Now, if ADM is biased by a particular light beam frequency, say "3 peta Hz" = v_1 = digital logic state "0" at "bias" terminal, then this block drops the frequency coming from "input" terminal to "drop" terminal and passes other frequency, say "8 peta Hz" v_2 = digital logic state "1" to "out" terminal. If the biasing is changed, opposite incident happens.

Finally, RSOA and ADM blocks have been connected in proper way for modelling of the simulative model, which are shown in Figure 4, maintaining the similarity of the theoretical block diagrams in Figure 1.

IV. RESULTS AND DISCUSSION

Now, any input combination must be taken into consideration for satisfying the above integrated scheme of all optical digital circuit. If we apply '8' & '3' at "I/P 1" & "I/P 2", and '3' is inserted to "Control i/p" then we can get '3' at the "O/P" (shown in Figure 2). So, this integrated simulative model satisfies truth table of AND logic which is shown in Table 1. But, when '8' is inserted to "Control i/p" then we can get '8' at the "O/P" (shown in Figure 3). Therefore, we can say that, this integrated model satisfies truth table of OR logic which is shown in Table 2. This integrated simulative model can also be satisfied by the other input combinations of the truth tables of respective AND and OR logic gates.



Figure 4. Internal simulative model of the integrated scheme

V. CONCLUSIONS

The simulative verification satisfies this integrated AND-OR logic gate with control input. For that reason its functionality can be utilized directly or indirectly for developing and verifying the performances of other optical frequency encoded digital arithmetic and logic circuits. Also, one can implement various schemes of all optical integrated logic and arithmetic circuits using this technique for optical computation. With the advancement of circuit integration complexity, it may be easy to construct advanced optical computer by combining several all optical digital devices or circuits in near future. The control input provides the opportunity for selecting particular logic operation of the integrated scheme of all optical logic circuits.

REFERENCES

- [1] Vinita, "A Comprehensive Review of Recent Advancement in Optical Communication Networks", International Journal of Computer Sciences and Engineering, Vol.6, Issue.9, pp.617-626, 2018.
- [2] B. Ghosh, et al. "A Novel Approach to Realize of All Optical Frequency Encoded Dibit Based XOR and XNOR Logic Gates Using Optical Switches with Simulated Verification", Optics and Spectroscopy, Vol.124, Issue.3, pp.337-342, 2018.
- [3] C. Taraphdar, T. Chattopadhyay, J.N. Roy, "Polarization encoded all-optical ternary Max gate", In the Proceedings of the 4th International Conference on Computers and Devices for Communication, Kolkata, India, pp.1-4, 2009.
- [4] I.S. Amiri, S.E. Alavi, M. Bahadoran, A. Afroozeh, H. Ahmad, "Nanometer bandwidth soliton generation and experimental transmission within nonlinear fiber optics using an add-drop filter system", Journal of Computational and Theoretical Nanoscience, Vol.12, Issue.2, pp.221-225, 2015.
- [5] S. Chen, Y. Shi, S. He, D. Dai, "Compact eight-channel thermally reconfigurable optical add/drop multiplexers on silicon", IEEE Photonics Technology Letters, Vol.28, Issue.17, pp.1874-1877, 2016.
- [6] J. Wang, L.R. Chen, "Low crosstalk Bragg grating/Mach-Zehnder interferometer optical add-drop multiplexer in silicon photonics", Optics express, Vol.23, Issue.20, pp.26450-26459, 2015.
- [7] R. Mansoor, S. Koziel, H. Sasse, A. Duffy, "Crosstalk suppression bandwidth optimisation of a vertically coupled ring resonator add/drop filter", IET Optoelectronics, Vol.9, Issue.2, pp.30-36, 2015.
- [8] S. Saha, S. Biswas, S. Mukhopadhyay, "Optical scheme of conversion of a positionally encoded decimal digit to frequency encoded Boolean form using Mach-Zehnder interferometer-based semiconductor optical amplifier", IET Optoelectronics, Vol.11, Issue.5, pp.201-207, 2017.
- [9] S. Singh, S. Kaur, R. Kaur, R.S. Kaler, "Photonic processing of alloptical Johnson counter using semiconductor optical amplifiers", IET Optoelectronics, Vol.11, Issue.1, pp.8-14, 2016.
- [10] D.K. Gayen, T. Chattopadhyay, K.E. Zoiros, "All-optical D flipflop using single quantum-dot semiconductor optical amplifier assisted Mach-Zehnder interferometer", Journal of Computational Electronics, Vol.14, Issue.1, pp.129-138, 2015.
- [11] Q. Cheng, A. Wonfor, J.L. Wei, R.V. Penty, I.H. White, "Demonstration of the feasibility of large-port-count optical switching using a hybrid Mach-Zehnder interferometersemiconductor optical amplifier switch module in a recirculating loop", Optics letters, Vol.39, Issue.18, pp.5244-5247, 2014.

Authors Profile

Mr. B Ghosh pursed Bachelor of Engineering from University Institute of Technology, University of Burdwan, Burdwan in 2011 and Master of Engineering from University of Burdwan in 2014. He is currently pursuing Ph.D. and working as Part-time Guest Lecturer of Department Electronics and in Communication Engineering, University



Institute of Technology, University of Burdwan, since 2014. He has published around 10 research papers in peer-reviewed journals including Thomson Reuters (SCI & Web of Science) and conferences including IEEE. His main research work focuses on Optical computation, Semiconductor optical amplfier and photonics. He has 5 years of teaching experience and 3 years of Research Experiences.

Mr. N Halder pursed Master of Engineering from IIT, Kharagpur in year 2011. He is currently pursuing Ph.D. also working as Assistant Professor in Department of Electronics and Communication Engineering, University Institute of Technology, University of Burdwan, Burdwan since 2012. He has published around 10 research



papers in reputed international journals including Thomson Reuters (SCI & Web of Science) and international conferences. His main research work focuses on Image Processing and Sensors. He has 6 years of teaching experience and 4 years of Research Experiences.

Dr. D Roy pursed Ph.D. from IIT, Kharagpur and currently working as Assistant Professor in Department of Electronics and Communication Engineering, University Institute of Technology, University of Burdwan, Burdwan since 2012. He has published around 20 research papers in reputed international journals including Thomson Reuters (SCI & Web of Science) and conferences



including IEEE. His main research work focuses on Nanoelectronics and Microelectronics. He has 6 years of teaching experience and 6 years of Research Experiences.

Mr. S Hazra pursed Master of Technology from University of Burdwan in 1999. She is currently pursuing Ph.D. and working as Assistant Professor in Department of Electronics and Communication Engineering, University Institute of Technology, University of Burdwan since 2002. She has published around 5 research papers in reputed



international journals including Thomson Reuters (SCI & Web of Science) and international conferences. Her main research work focuses on Semiconductor optical amplfier and photonics. She has 19 years of teaching experiences.

Mr. S Mukherjee pursed Master of Technology. He is currently pursuing Ph.D. and working as Assistant Professor & HOD in Department of Applied Electronics and Instrumentation Engineering, Murshidabad College of Engineering & Technology, Murshidabad. His main research work focuses on Optical computation, Semiconductor optical amplfier and photonics. He has 8 years of teaching experience and 2 years of Research Experiences.

Dr. PP Sarkar pursed Ph.D from Jadavpur University. He has been currently working as Assistant Professor in Department of Electronics and Communication Engineering, University Institute of Technology, University of Burdwan, Burdwan since 2008. He has published around 15 research papers in peer-reviewed international



journals including Thomson Reuters (SCI & Web of Science) and conferences including IEEE. He is also a reviewer of different reputed Journals & Conferences. His main research work focuses on Parrallel computing, optics and photonics. He has 17 years of teaching experience and 10 years of Research Experiences.